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x y z x y xy♁z Abstract – To construct a reversible sequential circuit, reversible 
sequential elements are required. This work presents novel designs 
of reversible sequential elements such as D latch, JK latch, and T 
latch. Based on these reversible latches, we construct the designs of 
the corresponding flip-flops .Comparing with previous work, the 
implementation cost of our new designs, including the number of 
gates and the number of garbage outputs is considerably reduced.  
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I. Introduction 
 
Landauer proved that if we use conventional irreversible 
logic gate to build a circuit, it necessarily consumes power no 
matter what the underlying technology is [5]. Bennett also 
showed that for power not to be dissipated in any circuit, it is 
necessary that this circuit has to be built with reversible gates 
[1]. There are many insistent reasons to consider the logic 
with reversibility. Also, reversible logic has applications in 
various future technologies, such as ultra low power CMOS 
design [12], optical computing [3], quantum computing [10], 
and nanotechnology [6], etc.   
To realize a function with reversibility, many reversible 
logic synthesis algorithms have been proposed in [4][8][14]. 
But most of them address this issue from the aspect of 
combinational logic. To synthesize reversible sequential 
circuits, reversible sequential elements such as latches and 
flip-flops are necessary. Thus, this paper proposes novel 
designs of reversible sequential elements such as clocked D 
latch, clocked JK latch, and clocked T latch. The 
corresponding flip-flop designs are also introduced. 
The remainder of this paper is organized as follows. In 
Section 2, we introduce the background of reversible logic. 
In Section 3, we review some existing implementations of 
reversible sequential elements. Then we propose our new 
designs of these reversible sequential elements and verify the 
functionalities of them in Section 4. The statistics and 
comparison of these new designs and previous work are 
presented in Section 5. Section 6 concludes the work. 
 
II. Background 
 
Definition 1: A gate is reversible if and only if the (Boolean) 
function is bijective. 
It means that a reversible function  f:(x1, x2, …,xn)→
(y1,y2, …,ym) satisfies the condition of one-to-one and onto 
mapping between the input and output domains. 
It is obvious that the conventional logic gates are almost 
irreversible. Among the commonly used gates, only the NOT 
gate is reversible. The AND gate and OR gate are irreversible 
because they violate the requirement of reversible function. 
One way to make the AND function reversible is to add one 
input and two outputs as shown in Figure 1(a). The AND 
function can be obtained in the third output column xy♁z of 
Figure 1(a), when setting z = 0. The truth table of AND 
function is shown in bold. 
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Definition 2: A garbage bit is the additional output that 
makes an n-input m-output function reversible. 
In the reversible AND function as shown in Figure 1(a), 
the outputs x, y are garbage outputs which are used to make 
the function reversible.  
A set of reversible gates is needed to synthesize reversible 
circuits. Several reversible gates have been proposed in the 
centuries. Here we introduce Toffoli gate and Fredkin gate 
because they will be used in our work. 
Toffoli gate: The truth table of 3-bit Toffoli gate is shown in 
Figure 1(a) and its symbol is shown in Figure 1(b) [2]. The 
function of the third column is xy♁z. That means when 
x=y=1, the output is z, otherwise the output is z. This gate 
can be used to realize a 2-input reversible AND function by 
setting z as a constant 0 as mentioned. A Toffoli gate can be 
generalized as TOF(C;T), where C is a set of control 
variables {x1, x2, …, xn-1}, T is a target variable {xn} and C ∩ 
T = Ø . TOF(x1, x2, …, xn-1; xn) is a gate which maps a 
Boolean pattern (x1, x2, …, xn-1, xn) to (x1, x2, …, xn-1, 
x1x2...xn-1♁xn). 
Fredkin gate: Fredkin gate is also called controlled SWAP 
gate. Figure 2(a) is the symbol of Fredkin gate and Figure 2(b) 
is its truth table [2]. Its behavior can be described as follows: 
if the control bit x is set to 1, the outputs of y and z are 
swapped, otherwise they remain unchan ed. g
 
 
 
 
 
 
 
 
 
Two restrictions on reversible logic synthesis have to be 
followed [14]: 
1. The fanout count of a signal net must equal one. If two 
copies of one signal are needed, a duplication is necessary. 
2. A combinational reversible network has to be loop-free. It 
contains no cyclic path. 
The first restriction is due to the fact that fanout structure 
itself is not reversible. For fanout, the number of input signal 
is one, but there are two or more output signals. Therefore, 
for the first restriction, we use a 2-bit Toffoli gate (also called 
Feynman gate) to duplicate a signal. The symbol of a 2-bit 
Toffoli gate and its truth table are shown in Figure 3(a) and 
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Figure 2: Fredkin gate (a) symbol; (b) truth table. 
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Figure 1: 3-bit Toffoli gate (a) truth table; (b) symbol.
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3(b), respectively. The function of the second output column 
is x♁y. If y is set as a constant 0, a copy of input variable x 
will be obtained in the second output, which is shown in bold. 
Therefore, the fanout structure in a conventional network can 
be implemented in this way. 
 
 
 
 
 
 
 
 
 
 
 
 
 
These two restrictions have to be met to reversible 
sequential circuits as well. According to [14], a sequential 
circuit is reversible if its transition function is constructed by 
reversible logic. Its structure is presented as Figure 4. The 
transition function in Figure 4 acts as a combinational 
network. Therefore, the synthesis of this transition function 
has to conform to the restrictions mentioned.  
There are two objectives in the reversible circuit synthesis: 
1. Minimize the number of gates: the number of gates gives a 
simple estimation of the implementation cost of a reversible 
circuit. 
2. Minimize the number of garbage outputs: We need extra 
implement cost (area and power) for those garbage outputs in 
reversible circuit. Minimizing the number of garbage outputs 
leads to minimize area and power. 
 
III. Previous Work 
 
Picton [11] first proposed a new design of reversible RS 
latch without clock signal. This work decomposes a clockless 
RS latch into two conventional NOR gates. Then each NOR 
gate is replaced by a Fredkin gate, which can implement the 
function of NOR gate. This new structure of RS latch is 
considered reversible because it is entirely constructed by 
reversible gates. 
A recent work proposed by Thapliyal et al. [13] exploit 
similar approach, direct transformation, to design other 
sequential elements such as D latch, JK latch, etc. In addition, 
not only Fredkin gate, but also some other reversible gates 
are used to implement conventional logic gates such as NOR 
gate, AND gate, etc. Although many reversible sequential 
elements are considered in this work, the implementation 
cost of them is quite large because they did not further 
optimize these reversible sequential element designs. 
 
IV. Novel Designs of Reversible Sequential 
Elements 
 
This section presents our new designs of reversible 
sequential elements. Also, our approach to getting these 
results is introduced in detail.  
 
A. Clocked Reversible Latches 
Our synthesis method is a truth table extension method. 
We extend the original irreversible truth table of a sequential 
element to an augmented reversible one. We take D latch as 
an example. First, we get the truth table of D latch and make 
it reversible. Obviously, the truth table of D latch in Table 1 
is not a reversible function. The mapping between the input 
and output domains is not one-to-one. Therefore we have to 
add some garbage outputs to make it reversible. The 
minimum number of garbage outputs required for 
reversibility is ⎡ ⎤log(q) , where q is the maximum number of 
times an output pattern repeated in the truth table [7]. In this 
case, 0 and 1 are repeated 4 times in the output column Qn+1. 
Therefore, we add log(4)⎡ ⎤⎢ ⎥ =2 output variables clk’ and D’ in 
the truth table and make the table reversible as shown in 
Table 2. Note that different values assigned to these two 
output columns will affect the result of our design. Under our 
assignments in Table 2, we observe that Table 2 is identical 
to Figure 2. Thus, a D latch can be modeled by a Fredkin 
gate. This means we only need one Fredkin gate to 
implement a reversible D latch. However, if we assign these 
values in different ways, the design may be different.  
x x 
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Figure 3: 2-bit Toffoli gate (a) symbol; (b) truth table.
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Figure 4: The structure of a reversible sequential circuit. 
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Table 1: The truth table of D latch.
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Table 2: The augmented reversible truth table of D latch.  
 
 
 
 
 
 
 
Comparing with previous work, if we use direct 
transformation method to implement reversible D latch, the 
synthesis result would be not good. This is because a 
traditional D latch is built by many irreversible gates, using 
direct transformation method to construct a reversible D latch 
will cause a large number of gates and garbage outputs 
required. 
After synthesizing this augmented reversible function, we 
need to consider the fanout problem. The input Qn in the next 
state comes from the current output Qn+1. Thus, an additional 
Qn+1 is needed for feedback. Here a Feynman gate is used to 
duplicate the output variable Qn+1. Thus, the final structure of 
D latch is shown as Figure 6. 
clk
 
Similarly, a reversible T latch can be modeled as Toffoli 
Q
Figure 6: The complete implementation  
of reversible D latch. 
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gate using the same method. The implementation of 
reversible T latch is shown in Figure 7(a). Figure 7(b) shows 
the verification result. Figure 7(c) is the augmented truth 
table. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
As for JK latch, because its function is quite complex, it is 
not easy to model its function using a single reversible gate. 
Therefore, we exploit a transformation based synthesis 
algorithm [8] to construct the reversible JK latch. First, we 
also derive the augmented reversible truth table as shown in 
Table 3. Then, we apply the transformation based synthesis 
algorithm to implement the reversible function. The 
philosophy of the transformation based algorithm is to 
cascade some reversible gates such that the output of the 
truth table is equal to the input. Next, we describe how to 
construct our reversible JK latch in detail. 
First, we inspect the augmented truth table in the 
lexicographical order until the first output assignment differs 
from the input assignment. The first output assignment which 
is not equal to input assignment in Table 3 is 1110.  
Then we want to add some generalized Toffoli gates from 
the end of constructed circuit towards its beginning to make 
the output assignments be equal to input assignments. There 
are two rules when we choose a generalized Toffoli gate. 
1. Deal with those bits that should become to 1 first: we want 
to change the output assignment 1110 to 1011. Hence the 2nd 
bit should be changed from 1 to 0 and the 4th bit should be 
changed from 0 to 1. Therefore, we deal with the 4th bit first. 
2. Remain the output assignments which are prior to the 
current one intact: the output assignments prior to 1110 are 
identical to their corresponding input assignments, so we 
leave them unchanged. Using TOF(clk’,J’,K’;Qn+1) or 
TOF(clk’,J’;Qn+1) are effective to invert the 4th bit of 1110 
and leave the output assignments prior to it unchanged. In 
our design, we choose a TOF(clk’,J’;Qn+1) and add it to the 
end of constructed circuit in this iteration. Note that this 
process might change other output assignments after 1110, 
such as 1101 or 1111. Nevertheless, we can reform them in 
the same way in the later iterations. 
In each step, we choose an appropriate generalized Toffoli 
gate to synthesize the reversible function according to these 
two rules. The algorithm is terminated until all of the output 
assignments are equal to the input assignments. Figure 8 
shows the process of synthesizing this reversible JK latch. 
After adding a generalized Toffoli gate in each step, we show 
those changed output assignments in bold. Note that the gates 
are identified sequentially from the output side to the input 
side. The resulting circuit has to be reversed and is shown in 
Figure 9(a), and the final structure of reversible JK latch is 
shown in Figure 9(b). 
clk
T
Qn Qn+1
T’
clk’
Qn+10  
 
clk T Qn clk’ T’ Qn+1
0 
0 
0 
0 
1 
1 
1 
1 
0 
0 
1 
1 
0 
0 
1 
1 
0 
1 
0 
1 
0 
1 
0 
1 
0 
0 
0 
0 
1 
1 
1 
1 
0
0
1
1
0
0
1
1
0 
1 
0 
1 
0 
1 
1 
0 
(a) 
Qn+1 = TC Q♁ nQn
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
B. Clocked Reversible Flip-Flops 
A flip-flop is an edge-triggered sequential element while a 
latch is a level sensitive sequential element. A traditional D 
flip-flop consists of two D latches and one inverter, and is 
shown in Figure 10 [9]. Since a reversible D latch has been 
built, a reversible D flip-flop can be constructed directly by 
replacing the D latches and inverter with its reversible 
versions. The behavior and structure of a reversible D 
flip-flop are shown in Figure 11(a) and Figure 11(b), 
respectively. We can trace the D flip-flop design and 
compare the function with its truth table. The behavior of 
implemented D flip-flop is the same as that of the truth table 
in Figure 11(a). The implementations of reversible T flip-flop 
and JK flip-flop are shown in Figure 12 and Figure 13, 
respectively. 
 
 
 
 
 
 
Figure 9: JK latch (a) the reversible transition function; (b) the 
complete implementation. 
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Figure 10: An irreversible conventional D flip-flop. 
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Figure 7: T latch (a) structure; (b) functional verification;  
(c) the augmented truth table.  
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Table 3: The augmented reversible truth table of JK latch
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Figure13: JK flip-flo
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 Table 4: The statistics and comparison of our new designs and previous work [13]. 
NO. of gates NO. of garbage outputs Types Ours [13] Ratio (%) Ours [13] Ratio (%) 
D latch 2 7 28.6 2 8 25.0 
JK latch 4 10 40.0 3 12 25.0 
T latch 2 10 20.0 2 12 16.6 
 flip-flop 5 — — 3 — — 
K flip-flop 7 18 38.9 4 21 19.0 
T flip-flop 5 — — 3 — — 
Average — — 31.9 — — 21.4  
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VII. Conclusion 
 
This paper proposes novel designs of basic reversible 
sequential elements such as latches and flip-flops. The design 
process is also introduced in detail. As comparing with 
previous work, the implementation costs of these new 
designs are more competitive. Thus, the resulting reversible 
sequential circuits are more cost efficient.  
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